Introduction
It is known that the conventional floating gate memories are approaching their scaling limits beyond the 20 nm technology node [1] . There is an urgent requirement of semiconductor-based memories which have the high-sensitivity, lower power consumption, and lower cost in future NVM technologies. To fulfill these requirements, many resistive switching memory (ReRAM) devices have been reported by several groups [2] [3] [4] [5] . Among those ReRAM devices with different binary oxides as a switching material, the crossbar architecture with high-κ AlO x material appears is most promising candidate due to its high-density, low power operation, high scalability potential, high nonvolatility, and moreover simplicity in fabrication. It is reviewed that the crossbar memory using IrO x /AlO x /W structure with a low voltage operation of ±2V is not reported in the published literatures. In this study, formation free low power resistive switching memory characteristics with an excellent uniformity, multi-level operation with low voltage of <2V and low current compliance (I CC ) of <200 μA (power: 100μW), and extrapolated 10 years of data retention at 85 o C in an IrO x /AlO x /W crossbar architecture have been investigated for the first time.
Experiment
After the cleaning of the silicon wafer by the standard RCA process, an insulating SiO 2 layer with a thickness of ~200 nm was grown by thermal oxidation furnace. A 200nm thick tungsten (W) layer as a bottom electrode (BE) was deposited by RF sputtering system. Photolithography and etching process have been done to pattern the bottom electrode. After that, high-κ AlO x layers as a switching material with a thickness of 10 nm was deposited on the PR coated patterned wafer. Then, an IrO x (200 nm) as a top electrode (TE) was deposited by RF sputtering system. Finally, lift-off process was performed to get the crossbar arrays with 10x10 metrics. A single cross-point memory device [ Fig. 1(a) ] with a short bar length in our crossbar array has been investigated in this study for simple understanding of the switching behaviors. Fig.1(b) shows HRTEM image of the IrO x /AlO x /W ReRAM device with a cross area of 1.5x1.5 μm 2 . The thickness of the high-κ AlO x films is approximately 10 nm. All layers of the IrO x , AlO x , and W films are confirmed by EDX (Fig. 2) . . The LRS and HRS fitting curves (not shown here) demonstrate that the carrier transport mechanism is followed by trap-charge controlled space-chargelimited-current (TC-SCLC) behavior. It is noted that the electron injection controlled barrier height dependency is one of the reasons to obtain such a low power repeatable resistive switching memory device. Fig. 5 shows the multi-level data storage at the LRS state with different I CC of 50, 100, and 200 μA. At a read voltage of +0.2V, the resistance ratio are found to be >200, >500 and >800 for the I CC of 50µA, 100µA and 200µA, respectively. Different levels are also capable to retain the long time data (Fig. 6) . Very stable HRS state of ~10MΩ with different I CCs is observed. The LRSs are found to be ~90, ~25, and 12 kΩ for the I CCs of 50, 100 and 200µA, respectively. Those huge sensing margins are very useful multi-level operation applications. A long and stable read endurance of >10 5 cycles at a good read voltage of +0.2V with different I CCs are observed (Fig. 7) . The resistance sensing margin increases with increasing of the I CCs . Fig. 8 shows the multi level storage ability at the HRS with the variation of the negative stop voltages at a constant I CC of 200µA. Excellent data retention is observed with the different stop voltages of -1.4V, -1.6V and -2.0V (Fig. 9) . It is believed that the multi-level operation at HRS is possible because of the SCLC mechanism. A repeatable consecutive 100 DC cycles with different stop voltages is observed at 85 o C (Fig. 10) . One can easily differentiate the multi-levels in the HRS with a negative voltages of -1.2V, -1.6V and -2.0V. It indicates that the fabricated cross-point resistive switching memories are suitable for the multi-level data storage application at high temperature. Fig. 11 shows a very good AC endurance characteristic of .5x10 3 AC cycles of the cross-point ReRAM memory devices with a resistance ratio > 10 2 . Excellent retention characteristics with a stable resistance ratio are observed at low current compliance of 50 µA (Fig. 12) . A resistance ratio of >70 and >10 after 10 4 sec of retention time are observed at RT and 85 o C, respectively. This novel cross-point memory device can guarantee extrapolation of 10 years data retention at 85 o C. This simple crosspoint memory structure can be useful in future high-density and lower power 3D architecture of nanoscale (<20 nm) nonvolatile memory applications.
Results and discussion

Conclusion
Novel IrO x /AlO x /W crossbar architecture with excellent uniformity, low voltage (<2V) and low current (<200 μA) operation, and extrapolated 10 years of data retention at 85 o C is reported. Excellent read endurance of 10 5 cycles with multi-level operation is also obtained. The multi-level operation is achieved by both current compliance and stop voltage changes. This crossbar ReRAM device can be useful in future nanoscale (<20 nm) 3D IC integration. Cross-sectional high-resolution transmission electron microscopy (HRTEM) image of an IrO x /AlO x /W ReRAM cross-point memory device. The size of a single cross-point is 1.5x1.5 μm 2 . Fig. 1(a) 
